University of Tennessee, Knoxville

TRACE: Tennessee Research and Creative
Exchange
Masters Theses

Graduate School

5-2010

A High Voltage Charge-Coupled Device (CCD) Controller ASIC for
the Large Synoptic Survey Telescope (LSST)
Ross F. Chun
University of Tennessee - Knoxville, rchun@utk.edu

Follow this and additional works at: https://trace.tennessee.edu/utk_gradthes
Part of the Electrical and Electronics Commons

Recommended Citation
Chun, Ross F., "A High Voltage Charge-Coupled Device (CCD) Controller ASIC for the Large Synoptic
Survey Telescope (LSST). " Master's Thesis, University of Tennessee, 2010.
https://trace.tennessee.edu/utk_gradthes/613

This Thesis is brought to you for free and open access by the Graduate School at TRACE: Tennessee Research and
Creative Exchange. It has been accepted for inclusion in Masters Theses by an authorized administrator of TRACE:
Tennessee Research and Creative Exchange. For more information, please contact trace@utk.edu.

To the Graduate Council:
I am submitting herewith a thesis written by Ross F. Chun entitled "A High Voltage ChargeCoupled Device (CCD) Controller ASIC for the Large Synoptic Survey Telescope (LSST)." I have
examined the final electronic copy of this thesis for form and content and recommend that it be
accepted in partial fulfillment of the requirements for the degree of Master of Science, with a
major in Electrical Engineering.
Benjamin J. Blalock, Major Professor
We have read this thesis and recommend its acceptance:
Charles L. Britton Jr., Syed K. Islam
Accepted for the Council:
Carolyn R. Hodges
Vice Provost and Dean of the Graduate School
(Original signatures are on file with official student records.)

To the Graduate Council:
I am submitting herewith a thesis written by Ross Fai-Young Chun entitled “A High
Voltage Charge-Coupled Device (CCD) Controller ASIC for the Large Synoptic Survey
Telescope (LSST).” I have examined the final electronic copy of this thesis for content
and form and recommend that it be accepted in partial fulfillment of the requirements for
the degree of Master of Science, with a major in Electrical Engineering.

Benjamin J. Blalock
Major Professor

We have read this thesis
and recommend its acceptance:

Charles L. Britton, Jr.

Syed K. Islam

Accepted for the Council:

Carolyn R. Hodges
Vice Provost and Dean of the
Graduate School

(Original signatures are on file with official student records.)

A High Voltage Charge-Coupled Device (CCD) Controller ASIC for the
Large Synoptic Survey Telescope (LSST)

A Thesis Presented for
the Master of Science
Degree
The University of Tennessee, Knoxville

Ross Fai-Young Chun
May 2010

Copyright © 2009 by Ross Fai-Young Chun
All rights reserved.

ii

Dedication

To my father

秦家成
Chun Kar Shing

iii

Acknowledgements
First and foremost, I want to thank my committee members Dr. Blalock, Dr.
Britton, and Dr. Islam for their guidance throughout this project. I want to give my
sincere thanks to all my past and present ICASL colleagues. I would like to thank in
particular Zouliang Ning for the work he did on the initial SCC prototype. I also want to
thank Robert Greenwell for helping me with the PDK. I would like to thank Aminul
Huque and the rest of the gate driver team for letting me put my test chip on their
fabrication run.
Special thanks to Glenn Young and Vince Cianciolo from Oak Ridge National
Laboratory for funding this project.
I also want to thank the entire LSST‟s camera electronics group. In particular, I
would like to thank John Oliver from Harvard University, Rick Van Berg from the
University of Pennsylvania, Mitch Newcomer from the University of Pennsylvania, and
Paul O‟Connor from Brookhaven National Laboratory. Their help and guidance have
been invaluable.
Last but definitely not least, I want to thank my family and friends for all their
support throughout my undergraduate and graduate studies. I want to give special thanks
to my parents, Fred and Maria, and my sister, Stephenie, for their unconditional love. I
could not have done this without their constant support and encouragement.

iv

Abstract
This thesis will present the design, implementation, and testing of a high voltage
Charge-Coupled Device (CCD) controller ASIC for the Large Synoptic Survey Telescope
(LSST), which will be used to study dark energy and dark matter. The LSST
observatory, which includes a 3.2-gigapixel camera, will cover the entire sky every three
nights by taking continuous 15-second exposures. The CCD controller ASIC, or Sensor
Control Chip (SCC), will provide five CCD driver channels that are capable of generating
serial or parallel clock signals for the LSST‟s imaging sensors during readout mode. The
SCC will also provide three programmable bias voltages for the CCDs along with eight
supplementary programmable voltages and currents for the CCD‟s output drain terminals.
Additionally, the controller ASIC includes eight control signals for a separate Analog
Signal Processing Integrated Circuit (ASPIC) that is designed as the readout chip for
LSST. The SCC is designed to operate down to 153 K. Fabricated in a commercially
available 0.8-micron Bipolar-CMOS-DMOS Silicon-On-Insulator (BCD-SOI) process,
the SCC has been verified to meet all design requirements.
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Chapter 1
Introduction and Overview
1.1

Introduction
The Large Synoptic Survey Telescope (LSST) is a revolutionary, large, wide-

field, ground-based telescope that is designed to achieve goals set by four main science
themes: 1) Studying dark energy and dark matter, 2) Taking an inventory of the Solar
System, 3) Exploring the Transient Optical Sky, and 4) Mapping the Milky Way.
Étendue, defined as the product of a telescope‟s primary mirror area and field-of-view
area, is a property of an optical system which determines its speed in regard to surveying
a given sky area to a given depth. LSST‟s effective étendue will be greater than 300
m2deg2, more than an order of magnitude larger than any existing facility of its type [1].
The LSST observatory, which will be located on top of Cerro Pachón in northern Chilé,
is designed to obtain sequential images of the entire visible sky every few nights. Its
innovative subsystems comprise of a 3.2-gigapixel camera (the world‟s largest digital
camera), an optical system involving a three-mirror system which includes an 8.4 meter
primary, and a data management system that will be able to handle 30 TB of data every
night [1][3].

1.2

Brief History of CCDs
The CCD was invented in 1969 by William Boyle and George Smith, two

researchers at Bell Labs in Murray Hill, New Jersey. The pair was researching on
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creating an electronic analogue to magnetic bubble memory. While previous research
has proven that charge can be “stored” within an electric potential created by an insulated
metal plate over the surface of a silicon crystal, Boyle and Smith came up with the
concept of combining these storage sites together and utilizing different voltages between
the sites to “couple the charge.” The two developed the idea in front of a blackboard in
the span of about an hour. A few weeks later, Smith had developed a working small
linear CCD array prototype, and their work was published in the Bell System Technical
Journal, Vol. 49, No. 4 in April 1970. Unfortunately, this occurred as vidicon technology
reached its peak in development, and the majority of astronomers used vidicon
technology for research. [4]
In 1975, CCDs provided their first astronomical image. Scientists from Jet
Propulsion Laboratory imaged the planet Uranus using a prototype CCD developed by
Texas Instruments and the University of Arizona‟s 61-inch telescope on top of Mount
Lemmon. CCD technology has advanced tremendously since the initial prototype.
Progress in the manufacturing process of CCDs allows for better performance, higher
density, and lower noise. They are still the sensor of choice for astronomical usage
because a detector‟s usefulness is often judged by the amount of inherent noise within
itself. Modern CCDs can almost be considered as noise free with their noise values
ranging from fifteen to only a few electrons per pixel. Another extremely important
property is a detector‟s quantum efficiency (QE). Quantum efficiency is defined as the
ratio of incoming photons to those that actually end up being stored in the device.
Modern CCDs have quantum efficiencies of nearly 90%. Even primitive CCDs easily
2

reached QEs of 40%. Furthermore, CCDs have a very wide bandpass, meaning they have
a large total spectral range for which they are sensitive to incoming photons. [5]
With modern CCD imaging systems, there is a necessity for custom electronics
and computer systems to support the large amount of data to be readout and processed.
An integral component within the camera electronics is the CCD controller. It not only
provides the necessary clock signals during the CCD readout stage, but it also provides
bias voltages and currents to ensure the proper operation of the CCDs. The majority of
modern telescopes using CCDs include drivers that are specifically designed for a
particular system [7].

1.3

Thesis Organization
This thesis presents the design and verification of a CCD controller ASIC

developed for the Large Synoptic Survey Telescope. It is divided into four sections.
Chapter 2 presents basic information on CCDs, previous work [9], and a general system
overview. Chapter 3 covers the design details of the SCC including a description of each
of the ASIC‟s functional blocks and a presentation of the simulation results. Chapter 4
covers the testing of the ASIC including the design of the test setup and measurement
results. Chapter 5 contains the conclusion of this work as well as planned future work.
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Chapter 2
System Overview and Previous Work
2.1

CCD Operation
Before going into the design of the CCD driver, it is important to understand

some CCD fundamentals. A CCD is essentially MOS capacitors that are placed very
close to one another so that their channel charge can be transferred between adjacent
capacitors by appropriately applying and removing their gate voltages [6]. Refer to
Figure 2.1 for a cross-sectional view of a MOS capacitor. When the device is exposed to
light, incoming photons are absorbed by silicon which generates photoelectrons.
Photons

+V

Polysilicon Gate
Silicon Dioxide
N-Channel
Photogenerated
Electrons

Potential Well
Potential Barrier
P-type Silicon

–V
Figure 2.1 – Cross-sectional view of a MOS capacitor
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Normally, the photo-generated electrons would move into the conduction band and
recombine back with holes in the valence level within 100 μs [5]. However, with an
applied voltage at the gate of the capacitor, it is driven into deep depletion and the
photoelectrons generated by the absorption of light are stored in the potential well created
by the applied gate voltage. Since the number of electrons generated is proportional to
light intensity, it is possible to determine how many photons are absorbed [6]. Once the
exposure stage is complete, readout of the stored electrons commences. A CCD driver is
responsible for providing the necessary clocking voltages to the gates of the capacitors in
a particular manner in order to sequentially shift the electrons from one well to the next
until they reach the end of the array. The driver is a vital component in assuring the
proper operation of a CCD because it provides the appropriate voltages to the gates in
order to systematically shift out the electrons.

2.1.1 Water Bucket Analogy
Jerome Kristian and Morley Blouke came up with a simple way to describe the
operation of a CCD by comparing the pixels on an array to water buckets [8]. This
“bucket brigade” idea is shown in Figure 2.2. The rain drops collecting in the buckets are
analogous to the incoming photons striking the CCD. When the rain stops, the end of
exposure stage, the buckets in each row move down the field on conveyor belts. As the
buckets reach the end of the conveyor, they are emptied into another bucket system on a
horizontal belt that carries it to a metering station where the contents are measured. [8]

5

Figure 2.2 – Bucket brigade analogy [from [8]]

2.1.2 CCD Arrangements
There are a number of ways of arranging MOS capacitors to form a CCD imaging
array. However, the simplest and conceptually easiest to understand is the three-phase
CCD structure shown in Figure 2.3. In this configuration, each pixel consists of three
MOS capacitors. Every third gate is physically tied to the same phase: φ1, φ2, and φ3.
At the end of the exposure stage, the CCD driver provides clocking voltages to the gates
which manipulate the size of the potential wells and allows the sequential shifting of the
stored photoelectrons down the CCD array. At t1, the voltage of φ1 is set „high‟ which
creates a potential well allowing for the collection of electrons generated by the
absorption of incoming photons. When the readout stage begins at t2, the φ2 voltage is
also set „high‟ and forms a potential well that is equal to the one underneath the gate of
φ1. The stored electrons are now shared between the two wells. At t3, the voltage of φ1
6
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Figure 2.3 – Typical three-phase clocking sequence
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is set „low‟ and forces the transfer of the stored electrons to the potential well underneath
the gate of φ2. At t4, the voltage of φ3 is set „high‟, and the electrons are moved down
the line in a similar fashion. This process continues until the electrons reach the end of
the CCD array [8]. The timing diagram of one period (clocking sequence for shifting out
the electrons in one pixel) is shown in Figure 2.4.

φ1

φ2

φ3
t1

t2

t3

t4

t5

t6 t7 (t1)

1 Pixel Period

Figure 2.4 – One pixel period for a three-phase CCD structure
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2.1.3 Parallel and Serial Clocks
The CCD driver needs to provide both parallel and serial clock signals for reading
out the stored electrons. A typical CCD readout process is shown in Figure 2.5. The
output register is just an extra row of pixels that are not exposed to light. The readout
stage begins when the stored electrons in each row are shifted from “left” to “right” by
the parallel clock. As each row of electrons is shifted to the output register, the serial
clock activates and shifts them serially out from top to bottom and eventually shifts them
to a CCD amplifier where the electrons are further processed.
Due to the different functions of the parallel and serial clocks, the design
requirements for each one is different. The parallel clocks have to drive much larger
loads than the serial clocks because they are connected to many more gates. On the other
hand, it is necessary for the serial clocks to be much faster since it is important to shift
out all the electrons in the output register line before the parallel clock shifts another row
of electrons into the output register. The detailed design requirements of the clocks are
discussed in Section 2.3.

9

Parallel Clocking

Output Register
Output to
CCD
Amplifier

(a) – Parallel clocks move an entire column of pixels‟ electrons to the output register
Serial Clocking

Output Register
Output to
CCD
Amplifier

(b) – Serial clocks move the electrons in the output register to the output CCD amplifier
one pixel at a time
Figure 2.5 (a) and (b) – Typical CCD readout process
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2.2

Previous Work
The first prototype CCD controller was developed mainly for the purpose of

process verification. The ASIC consists of one clock channel with an adjustable voltage
swing, one bias voltage channel, and two ASPIC control signals. The design details of
the first prototype are found in [9] [10] [11].
The development of a second prototype is necessary because the first version does
not provide all of the required signals to the LSST‟s CCD sensors. Furthermore, the
asymmetric behavior of the clock signals produced by the first prototype is an issue that
must be addressed. The second prototype is a more complete CCD controller that is
much closer to the final version that will be used in LSST. The design details of all the
changes and new additions are addressed in Chapter 3.

2.3

SCC Design Requirements
The SCC is just one of many components that make up the LSST camera

electronics system. An overview of the entire system is shown in Figure 2.6. SCC is part
of the front end electronics which includes the Analog Signal Processing Integrated
Circuit (ASPIC) ASIC that is designed as the readout chip for the CCDs [17]. The front
end electronics will operate inside a cryostat at around −100°C. Each SCC must provide
a total of five clock channels that are capable of generating serial or parallel signals for
the CCDs. It also needs to provide the sensors with three adjustable voltages for biasing,
eight adjustable voltages and currents for the CCD‟s output drain terminals, and eight
control signals for the ASPIC.

11

Figure 2.6 – LSST camera electronics overview [from [2]]

2.3.1 LSST’s CCD Structure
One of LSST‟s primary goals is to provide an image of the full available sky
every three nights. The camera design proposes an extremely fast readout time of two
seconds. Present-generation mosaic cameras take between 30 to 60 seconds to readout
their 300-megapixel cameras. LSST is planning to read out its 3.2-gigapixel camera in
two seconds. To make this feasible, LSST will adopt a highly parallel architecture
consisting of a 4000 pixels × 4000 pixels sensor subdivided into 16 segments that can be
readout independently.
Figure 2.7 is a diagram of the CCD sensor subdivided into 16 sections. The 16
individual imaging segments are 2000 rows × 500 columns, each with the capability to be
readout in parallel at 500 kilo-pixels/second [3]. A prototype version of the CCD is not
yet available, but the specifications for the custom design manufactured by e2v for LSST
is very close to the specifications of their CCD42-XX line of CCD sensors [12].

12

Figure 2.7 – Layout of the proposed sensor segmented into 16 subsections [from [3]]
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2.3.2 Clocks
Depending on the requirement, either parallel or serial clock signals can be
generated by the driver. While the frequency and load requirements are different for each
type of signal, the basic functionality is the same. To simplify the design, the identical
circuit block is used to produce both types of clock signals. There is a more detailed
explanation of the driver‟s circuitry in Chapter 3.
LSST employs a four-phase clocking scheme for the parallel clock signals. There
are a couple of advantages associated with using a four-phase scheme for the parallel
structure. In a four-phase clocking scheme the pixel has a larger “full well” capacity than
a pixel in a three-phase scheme. This is imperative because the larger the well, the more
photoelectrons can be stored. It also allows for integrating under two or three phases out
of four instead of one or two phases out of three. Secondly, a four-phase clocking
scheme provides more balanced clock transitions. As two clocks switch from “high-tolow”, the other two clocks simultaneously switch from “low-to-high”. These balanced
clock transitions help reduce the amount of crosstalk introduced into the system. [14]
The output register of the CCDs uses a more traditional three-phase clocking
scheme. Since the output register‟s primary function is to transfer the photoelectrons, an
expanded potential well is not essential. Additionally, the serial structure‟s capacitance
will be much less than the parallel structure, so a balanced transition is not as important.
There will be a total of five clock channels in each CCD controller. When the driver is
used to generate serial signals, three channels are used with a fourth one serving as a reset
signal. When the driver provides parallel signals, four channels are used.
14

2.3.3 Bias Channels, Output Drain Channels, and ASPIC Signals
In addition to the clock signals, the controller ASIC provides bias voltages and
currents for the CCD sensors. Three bias voltage channels supply the necessary voltages
for the CCD‟s reset, dump, and output gates. The CCD‟s multiple output drains, which
require voltages and currents, are provided by the CCD controller as well. Finally, the
ASIC has the capability of providing eight programmable control signals for a separate
ASPIC chip, which is another component of the LSST‟s camera electronics. A detailed
summary of all the CCD controller‟s design requirements is shown in Table 2.1. The
majority of the requirements are listed as a range of values because without a prototype
CCD, it is difficult to determine the exact requirements.

Table 2.1 – CCD Controller ASIC design requirements

Serial Clock
Parallel Clock
Voltage Bias Channel
Output Drain Channel

Voltage (V)
0-2.5 to 15-25
0-2.5 to 15-25
3 to 30
3 to 30

15

Frequency
1 MHz
1 kHz
NA
NA

Load
100 pF to 350 pF
60 nF to 100 nF
10 nF
NA

Chapter 3
Design Details
3.1

CCD Controller ASIC Overview
The CCD controller ASIC is designed to generate the clock and bias voltage

signals for the LSST‟s image sensors. It provides five clock channels, three bias
channels, eight voltages and currents for the CCD sensors‟ output drains, and eight
programmable ASPIC control signals. It is fabricated using a commercially available
0.8-micron Bipolar-CMOS-DMOS (BCD) - Silicon-On-Insulator (SOI) process. The
design of each functional block is described in detail in the following sections.

3.1.1 Simplified I/O Diagram
The simplified I/O block diagram of the controller is shown in Figure 3.1. All of
the inputs and supply voltages provided by the back end board are located on the lefthand side. The outputs of the controller are on the right-hand side, which includes clock
channel outputs 1-1 through 1-4, clock channel 2-1, three bias channels (Bias 1, Bias 2,
and Bias 3), eight output drain channels (OD Outs), and eight ASPIC control signals.
The bias current inputs required by the ASIC that are provided by external resistors are
located on the bottom of the diagram.

16

VDD-OD-U (+35V)
VDD-OD-L (+30V)
VDD-CLOCK1-U
OD OUT A (4 DRAINS)
VDD-CLOCK1-L
OD OUT B (4 DRAINS)
VDD-CLOCK2-U
VDD-CLOCK2-L
BIAS 1
VDD-BIAS
VDD-LOGIC (+5V)

BIAS 2

LOGIC_GND

BIAS 3

OD_GND

BIAS_GND

LVDS CLKOUT 1-1
2

SCC V 2.0

2

CLKOUT 1-1

CLKOUT 1-2

LVDS CLKOUT 1-2
CLKOUT 1-3

2
LVDS CLKOUT 1-3
CLKOUT 1-4
2
LVDS CLKOUT 1-4
CLKOUT 2-1
2
LVDS CLKOUT 2-1

5
SPI

8

Switch Bias

Bias OTA
Bias

Bias DAC
Bias

LVDS Receiver
Bias

ASPIC CONTROL OUT

Figure 3.1 – Simplified CCD controller I/O block diagram
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3.1.2 Voltage Supplies for CCD controller
The controller requires multiple supply voltages that are provided by the LSST‟s
back end board. For the clock channels, VDD-CLOCK1-U, VDD-CLOCK2-U, VDDCLOCK1-L, and VDD-CLOCK2-L provide the upper and lower voltage rails for the
clock switches. The rails VDD-CLOCK1-U and VDD-CLOCK1-L are separate from the
stand alone switch rails VDD-CLOCK2-U and VDD-CLOCK2-L. VDD-OD-U and
VDD-OD-L are the voltage rails for the output drain‟s operational transconductance
amplifier (OTA). VDD-BIAS and BIAS_GND are the voltage rails shared by all three
bias channels‟ OTAs.
In addition to separate voltage supplies, the chip also has separate grounds which
provide isolation between high current 45 V devices and the 5 V devices.
SWITCH_GND connects all the grounds from the clock channels. DIG_GND is the
ground shared by all the 5 V digital circuitry on the chip. GND_HIGH_VOLTAGE_
ESD is the ESD ground for all the 45 V devices. “HWnet!” is the ground for the
substrate plugs (p-well contacts) spread across the entire chip. Lastly, ESD_GND is the
ESD ground for all of the 5 V devices.

3.2

Clock Driver
The primary function of the CCD controller is to provide clock signals for LSST‟s

image sensors. As stated in Chapter 2, the ASIC is capable of providing either serial or
parallel clock signals with a total of five clock channels.
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3.2.1 Switch Block Diagram
The block diagram for the clock driver circuit is shown in Figure 3.2. The chip
provides a total of five clock channels: a set of four clock channels (CLKOUT 1-1
through CLKOUT 1-4) that shares their upper and lower voltage rails, and a standalone
fifth clock channel that has its own upper and lower voltage rails (CLKOUT 2-1).

VDD-CLOCK1-U

VDD-CLOCK1-L

UPPER
BIAS

Digital VDD

LOWER
BIAS

2

LVDS

2
LVDS CLKOUT 1-4

2

LVDS

2
LVDS CLKOUT 1-3

2

LVDS

2
LVDS CLKOUT 1-2

LVDS

2
LVDS CLKOUT 1-1

2

SWITCH

CLKOUT 1-1

SWITCH

CLKOUT 1-2

SWITCH

CLKOUT 1-3

SWITCH

CLKOUT 1-4

SWITCH

CLKOUT 2-1

UPPER
BIAS
LOWER
BIAS

VDD-CLOCK2-L

2

LVDS

2
LVDS CLKOUT 2-1

`

VDD-CLOCK2-U

Figure 3.2 – Clock driver block diagram
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The schematic of the switch is shown in Figure 3.3. One of the important requirements
for the clock driver is that it needs to provide a constant and controllable slew rate. This
circuit is basically functioning as a current switch which translates two 0-5 V differential
input signals into the single-ended clock signals required by the CCD sensors for readout.
The bias current is nominally 1.5 mA that is provided by an off-chip resistor. To avoid
the need of having multiple external bias resistors, current mirrors are implemented to
mirror the current to the upper and lower differential input pairs. P8 and N12 serve as the
primary drivers in this design. Their W L ratios are 50 times larger than the W L ratios
of P7 and N11, respectively. With an input bias current of 1.5 mA, the maximum output
current for each switch is calculated using Equation 3.1.
1.5 mA × 50 = 75 mA

(3.1)

Devices P5, P6, N9, and N10 are added to the circuit topology in order to speed up
switching. When „in+‟ is „high‟, device P8 is „on‟ and sourcing current. When the input
„in+‟ goes „low‟ and „in-‟ switches „high‟, then device N12 turns „on‟ and sinks current.
In this situation, it is ideal for devices P7 and P8 to turn „off‟ as quickly as possible by
implementing the clamp devices, P5 and P6. When „in+‟ goes „low‟ and „in-‟ goes
„high‟, N7 turns „on‟ and all the bias current goes down the legs of P5 and N7, which
essentially clamps the drain voltage of N8 to the Upper rail‟s voltage. This forces
devices P7 and P8 to turn „off‟ as fast as possible. Clamping devices N9 and N10 serve
the same function for devices N11 and N12. The drive capability for each clock channel
is 150 mA with each clock channel consisting of two switches connected in parallel.
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Figure 3.3 – Clock switch schematic
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N12

3.2.2 Standby Mode
The clock driver portion of the CCD controller only needs to operate when the
CCDs are in readout mode. Since the clock driver is not in use during the exposure stage,
it is beneficial to reduce its quiescent power dissipation by implementing a standby mode.
The design of this standby mode option is fairly simple, and the schematic is shown in
Figure 3.4. The W L ratio of the PMOS transistor is sized quite large in order to
accommodate the nominal 1.5 mA switch bias current and to keep the Ron of the transistor
as low as possible. Standby mode is controllable by a set of LVDS signals (Section 3.3).
When the control signal is logic „high‟ (5 V), standby mode is „ON‟ and the bias current
will flow through the bias resistor Rstandby.

VDD

Rswitch

Control +
Control -

+

LVDS
Receiver
-

Control Signal
0V or 5V

To Switch
Ibias

Figure 3.4 – Standby mode schematic

22

Rstandby

Depending on the value of Rstandby, the switch‟s bias current is placed in the microampere
range, which significantly reduces the amount of power dissipated when the switch is not
in use. When the control signal is logic „low‟ (0 V), standby mode is „OFF‟ and the
current flows through the parallel combination of Rstandby and Rswitch as shown in Equation
3.2.

Rs tan dby || Rswitch

1
1

1

Rs tan dby

Rswitch

Rswitch

(3.2)

If the value of Rstandby is much larger than Rswitch, then the parallel combination of the
resistors is relatively close to the value of Rswitch and does not have much effect on the
nominal 1.5 mA bias current for the switch. Both Rstandby and Rswitch are off-chip resistors
and are selected by the user. It is important to note that the standby mode is controlled by
a set of LVDS signals. Thus, „Control+‟ and „Control-‟ should never be left floating
since an unknown output from the LVDS receiver may occur and this is not desirable.

3.2.3 Switch Simulations
The switch simulation results are shown in Figure 3.5. In this particular
simulation, the lower rail is set to 2 V, the upper rail is set to 17 V, and the simulation
temperature is −48°C. Since the device models do not support temperatures below
−65°C, previous simulations were completed to determine which simulation temperature
best match the I-V curves of the measured test devices at −120°C.
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Switch Simulation
Lower rail = 2V, Upper rail = 17V, Load=340pF, Serial 1MHz
18
16
14

Voltage (V)

12
10
8
6
4
2
0
0.00E+00

5.00E-07

1.00E-06
Time (seconds)

1.50E-06

2.00E-06

Figure 3.5 – Switch simulation results
The simulation results show a more symmetric switching behavior compared to the
switch in the first prototype of the SCC [9]. The rise and fall times of the simulated serial
clock signals with three different sets of lower and upper rail voltages are shown in Table
3.1.

3.3

LVDS Receivers
Low-voltage differential signaling (LVDS) is an IEEE standard widely used for

high speed data transmission capable of transfer rates of up to 3.125 Gbps. LVDS is
fundamentally excellent at rejecting common-mode noise. With a typical signal swing of
350 mV, it also has very low power consumption. LVDS is used extensively in
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Table 3.1 – Simulated switch rise and fall times (10% to 90%)
Voltage rails (V)
2 and 17
0 and 15
2.5 and 25

Rise Time (ns)
33.6
33.6
45.9

Fall Time (ns)
30.0
29.8
42.4

communication networks, laptop computers, and a variety of other applications. [7] The
CCD controller‟s clock input signals will use LVDS.
As stated in the previous section, the clock channels require inputs that are 0-5 V
differential signals. The use of LVDS receivers is necessary to translate the incoming
LVDS signals to 0-5 V signals. The LVDS receiver schematic is shown in Figure 3.6.
The receiver is an Operational Transconductance Amplifier (OTA) that utilizes a simple
current mirror to provide a tail current. Since the power supply is 5 V, the transistors are
all 5 V devices. The bias current Iout, which is nominally 20 μA, is set by an off-chip
resistor.
There are a total of eleven LVDS receivers within the ASIC. Ten of the LVDS
receivers are used to generate the 0-5 V differential input signals for the five clock
channels, and the last receiver is used to generate the standby mode control signal.
Figure 3.7 is a flow chart that describes how a pair of incoming LVDS signals is
translated to a single-ended clock signal.
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20μA

In –
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Figure 3.6 – Schematic of LVDS Receiver
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+
LVDS
Receiver
-

0-5V IN-

Figure 3.7 – LVDS signals to clock signal flow chart
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Clock
Output

3.4

Bias Channels
The SCC provides three bias voltage channels for the LSST‟s CCDs. A

simplified diagram of how this is achieved is shown in Figure 3.8. It consists of a 6-bit
current summing DAC connected to an OTA structure used as a voltage follower. The
resistor, RF , is connected between the OTA‟s positive input and the upper rail VDDBIAS-U (nominally 35V).

UPPER
UPPER
IREF
RBIAS
(On-chip)

40 μA

RF
(On-chip)
UPPER

6-bit Current
Summing DAC

4 μA

20/1

2/1

20/1

2/1

Figure 3.8 – Bias Channel Block Diagram
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+
OTA
-

Vout

The output Vout, is then determined by using Equation 3.3.

Vout

35V

(3.3)

I f ( RF )

IREF is the output of a 6-bit current summing digital-to-analog converter which is
discussed in the next section. The schematic of the OTA is shown in Figure 3.9.

Out

In –

In+

Off-chip
Resistor

Figure 3.9 – Schematic of the OTA
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This is the same basic OTA that is used in [9]. The OTA‟s tail current is supplied by an
off-chip resistor and is mirrored to the differential input pair by a simple cascode current
mirror.

3.4.1 DAC Configuration
A 6-bit current summing digital-to-analog converter is designed to provide the
current IREF shown previously in Figure 3.8. With the OTA‟s output voltage range
nominally between 0 V to 35 V, the LSB of the DAC is calculated using Equation 3.4.
, where n = number of bits

(3.4)

The resolution of the 6-bit DAC is adequate for this particular application because the
accuracy and precision of the bias voltages supplied to the CCDs are not critical. The
upper rail of the OTA is supplied by the backend board of the camera electronics, and its
value is adjustable using a 16-bit DAC. Therefore, if a specific supply voltage is desired
for the CCDs, then adjusting the power rail of the OTA along with adjusting the OTA‟s
Vout is sufficient. The schematic of the 6-bit current summing DAC is shown in Figure
3.10. This DAC is also used in the previous SCC [9]. There are, however, some minor
changes in this version of the DAC. The PMOS body connections in the previous version
were all tied to their respective sources. This did not allow the devices to all share the
same trench during layout. In this version, the bodies of all the PMOS devices are tied to
VDD. While this does introduce body effect, all of the devices now share the same well
and proper common centriod layout techniques are applied to help reduce mismatch.
Dummy devices are also added in this version of the DAC. The DAC is designed to use
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M=2

M=4

M=8
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M=32

Bit 1

Bit 2

Bit 3

Bit 4

M=8

M=8

DAC_OUT

4 μA
Bit 0

Bit 5

45 V
Device

45 V
Device

45 V
Device

45 V
Device

Figure 3.10 – Schematic of 6-bit current summing DAC
an input bias current of 4 μA. Using Equation 3.5, the DAC‟s maximum output current is
calculated.
(3.5)
There are a total of four 6-bit DACs on the CCD controller. Three of the DACs are used
for controlling the outputs of the three bias channels, and the last one is used to control
the output voltages for the CCD‟s output drains which are discussed in Section 3.6. It is
important to note the DAC‟s input bias current and the current IREF used with the OTA
are both generated by on-chip resistors with the same material type. This cancels out the
first-order effects of the resistor‟s negative temperature coefficient. As temperature
decreases, the value of resistor RF increases, causing a higher voltage drop than desired.
However, if the DAC‟s bias current is provided by resistor RBIAS made of the same
material, then the DAC bias current decreases since the value of RBIAS also increases with
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decreasing temperature. This compensates for the superfluous voltage drop across RF.
Although the DAC is designed to use a 4 μA bias current, creating a 4 μA current
requires a large valued resistor that would occupy too much chip area. Therefore, as
shown previously in Figure 3.8, a 40 μA bias current is produced using an on-chip
resistor, then scaled down to 4 μA using a cascode current mirror.

3.5

Shift Cells
Medium-speed shift cells are used to program the 6-bit current summing DACs

and used as the bit registers for the eight ASPIC control signals. A schematic of a single
shift cell is shown in Figure 3.11. This shift cell configuration has been used in many
previous projects including the first prototype SCC [9]. It consists of a multiplexer and
two D-flip flops. This shift cell allows for non-destructive read-back of the data. The
CCD controller contains 32 serially connected shift cells that sequentially program the
four 6-bit DACs plus the eight ASPIC control signals. A timing diagram is shown in
Figure 3.12 which demonstrates how to program the shift cells. In order to program the
ASIC, the first step is to shift in all the data bits. A reset signal at pin „RESET‟ should be
„low‟ while a signal at pin „Program_Readback Select‟ should be „high‟. The data bits
are shifted serially via the „DATA_IN‟ pin. At each falling edge of the shift clock at pin
„SHIFT_CLK‟, a single bit will be shifted into the chip. After all 32 bits of data are
shifted in, a data clock will be triggered once at pin „DATA_CLK‟.
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Program_Readback
Select
DATA_IN

A
MUX

B

D
SHIFT_CLK

Q

To Next Shift Cell‟s
DATA_IN

Q bar
R

RESET

D
DATA_CLK

DATA_OUT

BIT_OUT

Q

To DAC

Q bar
R

Figure 3.11 – Shift cell block diagram

Figure 3.12 - Timing diagram demonstrating shift cells functionality
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At the falling edge of the data clock, all the data bits are loaded into the bit registers of
the four 6-bit DACs and eight ASPIC registers. For data verification, a signal at pin
„Program_Readback Select‟ is set „low‟ for one shift clock cycle and then set back „high‟
prior to another shift clock cycle. The shift clock is then capable of clocking out the data
bits from pin „DATA_OUT‟.

3.6

Output Drain Channels
The ASIC is also designed to provide eight programmable output drain voltages

and currents for the CCD sensor‟s output drains. The method of setting the output drain
voltages is very similar to the bias channels with only a minor difference. The schematic
of the output drain channels is shown in Figure 3.13. The OTA‟s output connects to the
gate of the master source-follower NMOS and then to the OTA‟s negative input. This
affects the output voltage at the source by having an additional VGS drop lower than the
output of the OTA. This source follower is the master follower because it connects to a
current mirror. The current mirror provides a current between 100 μA to 300 μA using
an off-chip resistor, Rod_current, for the CCD‟s output drains. When this current is mirrored
to the master source follower, it is then mirrored and multiplied ten times by each of the
eight additional slave source followers. The voltages at the sources of the eight slave
followers are about the same as the master‟s source voltage.
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Figure 3.13 – Schematic of the output drain channels
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Chapter 4
Test System and Measurement Results
4.1

Fabrication
The CCD controller ASIC is fabricated using a commercially available 0.8-

micron BCD-SOI process. The overall dimensions of the die are 4.5 mm × 5 mm.
Micrographs of the ASIC are shown in Figure 4.1 and Figure 4.2.

Figure 4.1 – Micrograph of SCC
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Figure 4.2 – Micrograph of SCC with labeled functional blocks

The die consists of 86 pads. Some of the signals utilize multiple pads such as the
switches‟ supply lines because they carry relatively high currents. A 100-pin Quad Flat
No leads (QFN) package with a cavity size of 10 mm × 10 mm is used. Pictures of a
packaged part are shown in Figure 4.3 (a) and (b). QFNs offer benefits such as low lead
inductance, small size, and excellent thermal performance [18].
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(a)

(b)
Figure 4.3 – Packaged SCC (a) Top view (b) Bottom view

4.2

Test System Overview
The test system is designed to verify the functionality of the SCC and characterize

its performance. There are several requirements for this system: 1) provide an
environment similar to the environment in which the chip will be operating, 2) provide
the chip with all the necessary bias currents and bias voltages, and 3) provide a serial
programming interface in order to program the chip.
A temperature chamber provides a low temperature environment for testing the
SCC. A NI-PXIe-1026Q chassis along with an installed NI-6536 interface card [15] and
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a Xilinx Spartan-3A development board [16] creates the serial programming and LVDS
signals for the SCC. A diagram of the full test system is shown in Figure 4.4.
The NI module serves as the communication tool between the computer, FPGA,
and test chip. The FPGA verifies the data input of the SCC once the chip is successfully
programmed. Utilizing the computer, the user can input data to the ASIC through a GUI
developed in Labview [15]. The Spartan-3A development board is programmed using
Very High-level Design Language (VHDL) which provides the LVDS signals and serial
programming interface signals for the chip. Detailed pictures of the entire test system are
shown in the Appendix.
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Figure 4.4 – Diagram of test system
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4.2.1 Test Boards
A motherboard is designed to host the SCC. This board goes into the temperature
chamber for low temperature testing. It is necessary for the motherboard to have the
capability to supply the ASIC with all the necessary voltages and currents as well as be
small enough to fit inside the temperature chamber. A picture of the motherboard is
shown in Figure A.1 in the Appendix.
A separate interface board provides the necessary bias currents for the ASIC and
interfaces to the NI chassis and Xilinx FPGA. The interface board includes two Texas
Instruments line drivers [19] that translate the FPGA‟s 3.3 V I/O signals to the CCD
controller ASIC‟s 5 V I/O signals. The bias currents are generated with resistors on the
interface board. The bias currents are generated on the interface board rather than the
motherboard to prevent the change in bias current due to the change in resistor values
going from room temperature down to 153 K. The bias currents, serial programming
signals, and LVDS signals are all transferred over to the motherboard using twisted-pair
cables. A detailed picture of the interface board is shown in Figure A.2 in the Appendix.

4.3

Test Results
The SCC was tested and verified to operate down to 153 K. The following

subsections show the measurement results for each of the functional blocks in the SCC.
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4.3.1 Clock Channels
All five clock channels have been tested for full functionality. A single channel
serial clock test result is shown in Figure 4.5. This test was completed at 153 K with the
lower rail set to 2 V, upper rail set to 17 V, and an output load of 340 pF. The rise and
fall times of the 1 MHz serial clock signals from two test chips are shown in Table 4.1.
The rise and fall times of the serial clock signal show very symmetrical behavior, and the
measured results are similar to the simulated results.
The parallel clock results are shown in Figure 4.6 with the voltage rails set to 2 V
and 17 V with an output load of 95 nF.

Figure 4.5 – A single serial clock channel output with a 340 pF load
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Table 4.1 – Serial clock channel rise and fall times (10% to 90%)
Lower Rail = 2 V, Upper Rail = 17 V, 1 MHz, 340 pF Load, 153 K
Rise Time

Fall Time

Chip #2

35.5ns

32.5ns

Chip #4

35.5ns

33.5ns

Figure 4.6 – A single parallel clock channel output with a 95 nF load
42

The rise and fall times of the 1.6 kHz parallel clock signals from two test chips are shown
in Table 4.2. Again, the measured results match simulated results very well. The serial
and parallel rise and fall times measured from multiple test chips are shown in Table 4.3.

4.4

Crosstalk
An essential parameter that needs to be measured is the crosstalk between the

SCC‟s neighboring clock channels. As explained in Chapter 2, the clock signals must
drive capacitive CCD gates that are in close proximity to each other. This causes crosscoupling capacitances between the neighboring clock signals that cause unwanted
interaction between the channels. It is important to measure to what extent crosstalk
exists in the SCC‟s neighboring channels; how well the LSST imaging system performs
is dependent on minimizing crosstalk.
Since a prototype CCD is not yet available, a load model is used to simulate the
cross-coupling capacitances that are seen by each clock channel. The load model used in
these crosstalk tests is the same model used for testing crosstalk in the first prototype [9].
The load model is shown in Figure 4.7.

Table 4.2 – Parallel clock channel output, rise and fall times (10% to 90%)
Lower Rail = 2 V, Upper Rail = 17 V, 1.67 kHz, 95 nF Load, 153 K
Rise Time

Fall Time

Chip #2

7.3 μs

7.5 μs

Chip #4

6.8 μs

7.2 μs
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Table 4.3 – Chip-to-chip rise and fall times (10% to 90%)
Serial 1 MHz, 340 pF load, 153 K
Voltage (V)

Rise Time

Fall Time

Chip 1

2 V to 17 V

38 ns

36 ns

Chip 2

2 V to 17 V

35.5 ns

32.5 ns

Chip 4

2 V to 17 V

35.5 ns

33.5 ns

Parallel 1.67 kHz, 95 nF load, 153 K
Voltage (V)

Rise Time

Fall Time

Chip 1

2 V to 17 V

7.0 μs

7.2 μs

Chip 2

2 V to 17 V

7.3 μs

7.5 μs

Chip 4

2 V to 17 V

6.8 μs

7.2 μs

Figure 4.7 – Load model for crosstalk tests
CS1 + CS3 = 263 pF, CS2 = 88 pF, CS4 = 263 pF
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Crosstalk measurements for two serial clock channels were completed. A
screenshot of the measured crosstalk is shown in Figure 4.8. Table 4.4 shows the
simulated crosstalk versus measured crosstalk. The measured results agree with
simulation results.

Figure 4.8 – Crosstalk results
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Table 4.4 – Measured crosstalk versus simulated crosstalk

Simulation Results

Measurement Results

Clock 1 – High
Clock 2 – Low to High

634 mV

600 mV

Clock 1 – Low
Clock 2 – High to Low

346 mV

400 mV

Clock 2 – High
Clock 1 – High to Low

709 mV

575 mV

Clock 2 – Low
Clock 1 – Low to High

340 mV

425 mV

4.4.1 Bias and Output Drain Channels
The bias and output drain channels were tested and verified for functionality. The
results from a single bias channel are shown in Figure 4.9. The output voltage was
measured at room temperature and at 153 K. As stated in Chapter 3, the bias current for
the DAC is produced on-chip using the same type resistor that is used to set the input
voltage of the OTA. Comparing the room temperature results to the low temperature
results, it appears that this method is successful in cancelling out the first-order effects
due to the resistor‟s negative temperature coefficient.
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Bias Channel 2 - Output Voltage vs DAC code
35
30

Voltage (V)

25
20
15
153K
10

Room Temp.

5
0
0

8

16

24

32

40

48

56

DAC code

Figure 4.9 – Bias channel 2, Output Voltage vs. DAC code

4.4.2 DC Power Dissipation
An important parameter that has to be measured is the DC power dissipation of
the SCC when standby mode is „ON‟ and „OFF‟. All of the LSST‟s camera electronics
are enclosed in a vacuum cryostat. It is essential for all of the camera electronics to
dissipate the least amount of power possible which minimizes the amount of noise
introduced into the system [3]. Table 4.5 refers to the DC power dissipation per SCC for
both modes of operation. The measured power dissipation of the SCC is consistent with
the simulated power dissipation.
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Table 4.5 – DC power dissipation
Voltage Rails at 0 V and 12 V
Power Dissipated per SCC
0.440 Watts
Standby Mode ‘OFF’
0.038 Watts
Standby Mode ‘ON’

4.4.3 ASPIC control signals
The eight ASPIC control signals function exactly as designed. In the final version
of the ASIC, buffers will be added to the control signal outputs to increase their drive
capability.
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Chapter 5
Conclusions
5.1

Conclusions
This thesis presents the design and implementation of a high voltage CCD

controller ASIC for the Large Synoptic Survey Telescope. Several of the basic elements
such as the OTA structure, LVDS receiver, and shift cells were reused from previous
work [9]. A switch circuit was designed in order to improve the symmetry of the clock
signals. This ASIC provides five parallel or serial clock channels, three adjustable bias
voltages for the LSST‟s image sensors, and eight adjustable voltages and currents for the
CCD‟s output drain terminals. Additionally, it also provides eight programmable control
signals for the ASPIC [17]. The CCD controller ASIC is a more complete SCC designed
to provide all of the necessary signals to the LSST‟s CCDs, while the first prototype was
developed primarily for process verification. The ASIC, fabricated using a commercially
available 0.8-micron BCD-SOI process, verifiably demonstrates full functionality down
to 153 K.

5.2

Future Work
The scope of this project was to design a complete CCD controller ASIC for the

LSST. The LSST camera electronics group will study the test results and determine the
implementation of any additional features or changes before the fabrication of the
production version of the ASIC. Even though this chip is designed as a close facsimile of
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the final version, a CCD prototype is still not yet available and some CCD specifications
have changed since the design of this SCC. In this current version of the controller
ASIC, each clock channel is designed to supply 150 mA. There is a strong possibility
that this drive requirement could be reduced by half. If this is the case, it is only a minor
modification to the SCC since the basic functionality of the switch is exactly the same.
Instead of having two switches in parallel per clock channel, only one switch per clock
channel would be required. Another issue discussed within the electronics group requires
a more significant modification to the switch design in the desire to reduce the DC power
dissipation as much as possible.
The next step is to integrate the SCC along with the CCDs and other camera
electronic prototypes in order to verify that everything functions properly at the system
level. A final production run of the CCD controller ASIC is needed because the LSST
camera will require approximately 567 SCCs (189 CCDs, 3 SCCs per CCD) and an
abundant amount of spare parts.
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Figure A.1 – Motherboard

Figure A.2 – Interface board

55

Figure A.3 – Complete test system
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